Operating Systems Lecture 3

Context Switch

Prof. Mengwei Xu

Recap of Last Course

$(0 \times 0000...)$

Recap of Last Course

• What does a stack store

- Hardware-assisted isolation and protection
	- User mode (用户态) vs. kernel mode (内核态)
	- Teachers & TAs are in ?? mode, while students are in ?? mode
- What hardware needs to provide?
	- Privileged instructions (特权指令)
	- Memory protection
	- Timer interrupts
	- Safe mode transfer (this course)

Concepts

- user/app code vs. user/app process vs. user mode
- OS code vs. system process vs. kernel mode

- Does user code always run in user process?
- Does user code always run in user mode?
- Does OS code always run in system process?
- Does OS code always run in kernel mode?
- How does code/CPU know if it's in user or kernel mode?

Some Interesting Questions

- Does user code always run in user proce
	- Yes. Third-party drivers?
- Does user code always run in user mode $\frac{3}{5}$
	- Mostly, except eBPF
- Does OS code always run in system processing the struct comm_event event = { - No. Interrupt handler
- Does OS code always run in kernel mode
	- No. Shells, UI components, etc..
- How does code/CPU know if it's in user or kernel mode?
	- Last 2 bits in cs segment selector

bpf_get_current_comm(&event.comm, sizeof(event.comm)); comm_events.perf_submit(ctx, &event, sizeof(event));

return \odot ;

Goals for Today

- User-kernel mode switch types
	- Exceptions, interrupts, and system calls
- An x86 example of mode transfer

• **User-kernel mode switch types**

- Exceptions, interrupts, and system calls
- An x86 example of mode transfer

- Exceptions (异常)
	- When the processor encounters unexpected condition.
	- Illegal memory access, divide-by-zero, perform privileged instructions, etc..
- Interrupts (中断)
	- Asynchronous (异步) signal to the processor that some external event has occurred that may require its attention.
	- Timer interrupts, I/O requests such as mouse movement/clicks, etc..
- System calls (系统调用, trap)
	- User processes request the kernel do some operation on the user's behalf.
	- R/W files, create new processes, network connections, etc..

User-to-kernel Mode Switch

- What types of user-to-kernel switch are they (if any)?
	- Inter-processor interrupt (IPI)
	- Invalid opcode
	- Segmentation fault
	- Network card interrupt
	- Divide-by-zero in Python/Java

- Interrupt vector table (中断向量表) stores the entries of different handlers for exceptions, interrupts, and traps in real mode.
	- A special register that points to a vector in kernel memory, where each entry points to the first instruction of a different handler procedure in the kernel.

Interrupt Vector Table

- Interrupt vector table (中断向量表) stores the entries of different handlers for exceptions, interrupts, and traps in real mode.
	- In x86, there are 256 entries in total. Each takes 4 bytes.

CPU Interrupt Layout

- Interrupt Descriptor Table (IDT, 中断描述符表) tells the CPU where the Interrupt Service Routines (ISR, 中断服务程序) are located
	- Entries are called "*Gates*", and there are 256 gates in total
	- Each gate is 8-bytes long on 32-bit processors; or16-bytes long on 64 bit processors
	- Its location is kept in **IDTR** (IDT register), loaded with *LIDT* assembly instruction

• Interrupt Descriptor Table (IDT, 中断描述符表) tells the CPU where the Interrupt Service Routines (ISR, 中断服务程序) are

Gate Descriptor (32-bit):

- Offset: A 32-bit value, split in two parts, represents the address of the Interrupt Service Routine.
- Selector: A Segment Selector which must point to a valid code segment in your GDT.
- Gate Type: A 4-bit value which defines the type of gate this Interrupt Descriptor represents.
	- Task gate, interrupt gate, trap gate, call gate.. What's the difference?
- DPL: A 2-bit value which defines the CPU Privilege Levels which are allowed to access this interrupt via the *INT*.
- P: Present bit. Must be set (1) for the descriptor to be valid.

• Interrupt Descriptor Table (IDT, 中断描述符表) tells the CPU where the Interrupt Service Routines (ISR, 中断服务程序) are

Gate Descriptor (32-bit):

Why offset is split into two parts?

Interrupt Descriptor Table

Interrupt Descriptor Table

IVT vs. IDT

- *Disable interrupts* and *enable interrupts* are two privileged instructions
	- Maskable interrupts (可屏蔽中断): all software interrupts, all system calls, and partial hardware exceptions
	- Non-maskable interrupts (NMI, 不可屏蔽中断): partial hardware exceptions
	- Specified by *eflags* registers
- Interrupts are deferred, but not ignored
	- Given the limited buffer for interrupts, hardware buffers one interrupt of each type

Interrupt Mas king

- Interrupt stack (中断栈) is a special stack in kernel memory that saves the interrupt process status.
	- Empty when there is no interrupt (running in user space)
- Why not directly use the user-space stack?
	- For reliability and security

- *First fault:* trap from user-space program to kernel-space exception handler
- *Double fault:* trap from exception handler to another handler
- *Triple fault:* reboot

Things never to do in an OS #1: Swap out the page swapping code (triple-fault here we come).

—Kemp

Make it easier to switch to a new process inside an interrupt or system call handler.

e.g., a handler might wait for I/O so another process could run

Kernel-to-User Mode Switch

- New process
- Resume after an interrupt/exception/syscall
- Switch to a different process
	- After a timer interrupt
- User-level upcall

- Allow apps to implement OS-like functionality to be invoked by OS
- 1. Asynchronous I/O notification
	- Wait for I/O completion
- 2. Inter-process communication
	- Debugger suspends a process
- 3. User-level exception handling
	- Ensures files are saved before app shuts implemented via trap
- 4. User-level resource allocation
	- Java garbage collection

Goals for Today

- User-kernel mode switch types
	- Exceptions, interrupts, and system calls
- **An x86 example of mode transfer**
- Memory is segmented, so pointers come in two parts: a segment and an offset
	- Program counter: *cs* register and *eip* register
	- Stack pointer: *ss* register and *esp* register
	- CPL is stored as the 2 lower-bits of cs register
- In Intel 8086: c s:eip = $cs * 16 + ep$
	- Both cs and eip are 16-bits long, therefore CPU can access at most 2*20 (1MB) memory space
- *EFLGAS* register stores the processor status and controls its behavior
	- Whether interrupts are masked or not

- Memory is segmented, so pointers come in two parts: a segment and an offset
	- Program counter: *cs* register and *eip* register
	- Stack pointer: *ss* register and *esp* register
	- CPL is stored as the 2 lower-bits of cs register why is it possible (2 bits wasted)?

- In Intel 8086: c s:eip = $cs * 16 + ep$
	- Both cs and eip are 16-bits long, therefore CPU can access at most 2*20 (1MB) memory space
- *EFLGAS* register stores the processor status and controls its behavior
	- Whether interrupts are masked or not

- Only a small number of instructions can change the cs register value
	- ljmp (far jump)
	- lcall (far call), which pushes eip *and* cs to the stack, and then far jumps
	- lref (far return), which inverses the far call
	- INT: an assembly language instruction for x86 processors that generates a software interrupt. It takes the interrupt number formatted as a byte value-which reads cs / eip from the Interrupt Vector Table Format: INT X (syscall number)
	- **IRET** returns program control from an exception or interrupt handler to a program or procedure that was interrupted previously ❑ It basically reverses an INT

• When an interrupt/exception/syscall occurs, the **hardware** will:

• When an interrupt/exception/syscall occurs, the **hardware** will:

- Save the special register values to other temporary registers
- 3. Switch onto the kernel interrupt stack
- 4. Push the three key values onto the new stack
- 5. Optionally save an error code
- Invoke the interrupt handler

At the beginning of handler

- When an interrupt/exception/syscall occurs, the **hardware** will:
- 1. Mask interrupts
- Save the special register values to other temporary registers
- 3. Switch onto the kernel interrupt stack
- 4. Push the three key values onto the new stack
- 5. Optionally save an error code
- 6. Invoke the interrupt handler
- *Steps 2-4 cannot be reversed. Why?*
- *Can they be done by software (OS)?*
- *Error codes*
	- *Page faults: which page?*
	- *Others: dummy values*

Before interrupt

• When an interrupt/exception/syscall occurs, the **OS** will:

During interrupt handler

- Who modifies the CPL (2 bits in CS)? Instructions like:
	- int/SYSCALL
	- iret

- Who modifies the CPL (2 bits in CS)? Instructions like:
	- int/SYSCALL

- iret

```
1 #include ~<stdio.h>
 \overline{2}3 \cdot int main() {
       /* Define message and file descriptor */\overline{4}5
       const char msg[] = "Hello, Kernel!\\n";int fd = 1; // STDOUT
 6
        /* Inline assembly to trap into kernel */8
        asm volatile (
 9 -"movl $4, %seax;"
                                       \frac{1}{2} /* syscall number for sys write */
10
            "movl %0, %%ebx;"
                                          /* file descriptor */11
12
            "movl %1, %%ecx:"
                                          /* pointer to message */13
            "movl %2, %%edx;"
                                         \frac{1}{2} message length \frac{1}{2}"int $0\times80;"
                                          /* software interrupt */14
15
                                         /* no output */: "g"(fd), "g"(msg), "g"(sizeof(msg) - 1)
16
             : "eax", "ebx", "ecx", "edx"
17
18
        );
19
20
        return 0;
```


Why OS does not track the "heap pointer" as for stack?

Summary

- Interrupt processing not visible to the user process:
	- Occurs between instructions, restarted transparently
	- No change to process state
- Interrupts are safely designed
	- Interrupt vector: limited number of entry points into kernel
	- Interrupt stack: kernel handler/user states are decoupled
	- Interrupt masking: handler is non-blocking
- Again, there is hardware-software (OS) cooperation

Homework

• Read the interrupt handler code of xv6, and try to understand what is going on. Check it out on our website.